

LT9201 --- Product Brief

MIPI Dual-port to MIPI Single-port Bridge

1. Features

● Dual-Port MIPI DSI/CSI Receiver

- Compliant with D-PHY2.1 & DSI 1.1 & CSI-2 2.0
 - Support 1/2 configurable ports
 - 1 clock lane and 1/2/3/4 configurable data lanes per port
 - Up to 4.5Gbps per data lane
- Compliant with C-PHY1.2 & DSI-2 1.0 & CSI-2 2.0
 - Support 1/2 configurable ports
 - 1/2/3 configurable data trios
 - Up to 3.5Gbps per data trio
- Support BTA (Bus Turnaround)
- Support up to 4K@144 RGB 8bpc
- Support up to 8K@60 DSC pass-through
- DSI Support 16/20/24-bit YCbCr4:2:2, 16/18/24/30/36-bit RGB, 12-bit YcbCr420, Compressed Pixel Stream
- CSI Support RGB888/666/565, YUV422 8/10bit, YUV420 8bit (legacy), RAW (pass-through)
- Support DSI Video mode
- Support DSI Command mode (pass-through)
- D-PHY support data lane swap and PN swap
- C-PHY support trio swap
- Support csi data streams merged by virtual channel
- Support up to 4 virtual channel data streams per port

● Single-Port MIPI® DSI/CSI Transmitter

- Compliant with D-PHY2.1 & DSI 1.1 & DSI-2 1.0 & CSI-2 2.0
 - 1 clock lane and 1/2/3/4 configurable data lanes per port
 - Up to 4.5Gbps per data lane
- Compliant with C-PHY1.2 & DSI-2 1.0 & CSI-2 2.0
 - 1/2/3 configurable data trios per port
 - Up to 3.5Gbps per data trio
- DSI Support 16/20/24-bit YCbCr4:2:2, 16/18/24/30-bit RGB, 12-bit YcbCr420, Compressed Pixel Stream

- CSI Support RGB888/666/565, YUV422 8/10bit, YUV420 8bit(legacy), RAW (pass-through)
- Support DSI Low Power Command
- Support DSI Video mode
- Support DSI Command mode (pass-through)
- D-PHY support lane swap and PN swap
- C-PHY support trio swap
- Programmable transmitter swing and pre-emphasis

● OSD

- Support font-based and bit-map OSD
- Support adjustable transparency
- Support Variable Refresh Rate

● Miscellaneous

- CSC: RGB <-> YCbCr4:4:4 <-> YCbCr4:2:2
- Integrated 100/400KHz I2C slave
- Integrated microprocessor
- Internal 25MHz oscillator
- External oscillator 25MHz, ±50ppm
- Embedded SPI flash for firmware
- Firmware update through I2C interface
- Power supply: 1.1V and 1.8V

2. General Description

LT9201 is a high performance dual-port MIPI to single-port MIPI bridge chip that supports conversion between DSI and CSI, as well as between D-PHY and C-PHY.

LT9201 can work as a 4-lane/3-trio to 4-lane/3-trio bypass retimer or 2*4-lane/3-trio to 4-lane/3-trio bypass switch.

LT9201 support converting 8-lane/6-trio to 4-lane/3-trio in copy mode, which can reduce the mipi lane num.

When multiple virtual channel data streams are input via CSI, LT9201 can extract individual VC streams and output them through the mipi output port.

When two csi data streams are input via two separate MIPIRx interfaces respectively, they can be merged by

virtual channels(VC) and output through the mipitx port in csi mode.

For MIPI input, LT9201 features configurable single-port or dual-port MIPI@DSI/CSI with 1 high-speed clock lane and 1~4 high-speed data lanes operating at maximum 4.5Gbps/lane with D-PHY, which can support a total bandwidth of up to 36Gbps. Also support 3.5Gbps/trio with C-PHY, which can support a total bandwidth of up to 47.88Gbps.

For MIPI output, LT9201 features single-port MIPI @DSI/CSI with 1 high-speed clock lane and 1~4

high-speed data lanes operating at maximum 4.5Gbps/lane with D-PHY, which can support a total bandwidth of up to 18Gbps. Also support 3.5Gbps/trio with C-PHY, which can support a total bandwidth of up to 23.94Gbps.

3. Applications

- Mobile system
- Digital video cameras
- Car Display and Camera System




Figure 3.1 Application Diagram

4. Ordering Information

Table 4.1 Ordering Information

Product Name	Part Number	Product Status	Package	MSL	Bonding Wire	Grade	Operating Temperature Range	Stack Die Option	Packing Method	MPQ
LT9201	LT9201_U1Q10CEM	Preview	QFN48 (6*6)Saw	TBD	Cu	E	-40°C to +85°C	M	Tray	4900pcs




Figure 4.1 Part Number Naming Rules

Copyright © 2026 Lontium Semiconductor Corporation, All rights reserved.

Lontium Semiconductor Proprietary & Confidential

This document and the information it contains belong to Lontium Semiconductor. Any review, use, dissemination, distribution or copying of this document or its information outside the scope of a signed agreement with Lontium is strictly prohibited.

LONTIUM DISCLAIMS ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING THOSE OF NONINFRINGEMENT, MERCHANTABILITY, TITLE AND FITNESS FOR A PARTICULAR PURPOSE. CUSTOMERS EXPRESSLY ASSUME THEIR OWN RISK IN RELYING ON THIS DOCUMENT.

LONTIUM PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A MALFUNCTION OF A LONTIUM DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE.

Lontium assumes no responsibility for any errors in this document, and makes no commitment to update the information contained herein. Lontium reserves the right to change or discontinue this document and the products it describes at any time, without notice. Other than as set forth in a separate, signed, written agreement, Lontium grants the user of this document no right, title or interest in the document, the information it contains or the intellectual property it embodies.

Trademarks

Lontium™ 龙迅™ and ClearEdge™ is a registered trademark of Lontium Semiconductor. All other brand names, product names, trademarks, and registered trademarks contained herein are the property of their respective owners.

Visit our corporate web page at: www.lontiumsemi.com

Technical support: support@lontium.com

Sales: sales@lontium.com